University of California Riverside Process Variation Aware Interconnect Simulation and Optimization in Vlsi Design Iv Abstract of the Dissertation Process Variation Aware Interconnect Simulation and Optimization in Vlsi Design
نویسندگان
چکیده
OF THE DISSERTATION Process Variation Aware Interconnect Simulation and Optimization in VLSI Design
منابع مشابه
Comprehensive Evaluation of Crosstalk and Delay Profiles in VLSI Interconnect Structures with Partially Coupled Lines
In this paper, we present a methodology to explore and evaluate the crosstalk noise and the profile of its variations, and the delay of interconnects through investigation of two groups of interconnect structures in nano scale VLSI circuits. The interconnect structures in the first group are considered to be partially coupled identical lines. In this case, by choosing proper values for differen...
متن کاملPerformance optimization of VLSI interconnect layout
This paper presents a comprehensive survey of existing techniques for interconnect optimizationduring the VLSI physical design process, with emphasis on recent studies on interconnect design and optimization for high-performance VLSI circuit design under the deep submicron fabrication technologies. First, we present a number of interconnect delay models and driver/gate delay models of various d...
متن کاملFast interconnect optimization
Fast Interconnect Optimization. (December 2005) Zhuo Li, B.E., Xi’an JiaoTong University; M.S., Xi’an JiaoTong University Chair of Advisory Committee: Dr. Weiping Shi As the continuous trend of Very Large Scale Integration (VLSI) circuits technology scaling and frequency increases, delay optimization techniques for interconnect are increasingly important for achieving timing closure of high per...
متن کاملDiscrete Multi Objective Particle Swarm Optimization Algorithm for FPGA Placement (RESEARCH NOTE)
Placement process is one of the vital stages in physical design. In this stage, modules and elements of circuit are placed in distinct locations according to optimization basis. So that, each placement process tries to influence on one or more optimization factor. In the other hand, it can be told unequivocally that FPGA is one of the most important and applicable devices in our electronic worl...
متن کاملANALYSIS AND OPTIMIZATION OF VLSI CLOCK DISTRIBUTION NETWORKS FOR SKEW VARIABILITY REDUCTION A Thesis by ANAND KUMAR RAJARAM
Analysis and Optimization of VLSI Clock Distribution Networks for Skew Variability Reduction. (August 2004) Anand Kumar Rajaram, B.E, Anna University Co–Chairs of Advisory Committee: Dr. Jiang Hu Dr. Rabi Mahapatra As VLSI technology moves into the Ultra-Deep Sub-Micron (UDSM) era, manufacturing variations, power supply noise and temperature variations greatly affect the performance and yield o...
متن کامل